

In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

1. (Cancelled)

1        2. (Currently Amended) A time division multiplex data recover  
2 system comprising:

3              a reference clock generator generating a reference clock  
4 signal;

5              a phase frequency comparator having a first input connected to  
6 said reference clock generator, a second input and an output  
7 generating a voltage proportional to a difference in phase and  
8 frequency between a signal received at said first input and a  
9 signal received at said second input;

10             a voltage controlled oscillator having a voltage input  
11 connected to said output of said phase frequency comparator and  
12 plural outputs each generating a corresponding signals clock signal  
13 at differing phases, each having a frequency proportional to a  
14 voltage received at said voltage input, said plural clock signals  
15 including a sampling clock signal and a leading clock signal having  
16 a phase leading said sampling clock signal by 90°;

17             a data recovery block having an input receiving a time  
18 division multiplexed data signal and plural clock inputs, each  
19 clock input connected to a corresponding one of said plural outputs  
20 of said voltage controlled oscillator, a first clock input  
21 receiving said sampling clock signal and a second clock input  
22 receiving said leading clock signal, said data recovery block  
23 deserializing the received time division multiplexed data signal by  
24 sampling with said sampling clock signal, said data recovery block  
25 further sampling the received time division multiplexed data signal  
26 with said leading clock and generating an early/late signal

27 indicating whether said sampling clock signal is early or late by  
28 comparing the received time division multiplexed data signal  
29 sampled with said sampling clock signal to the received time  
30 division multiplexed data signal with said leading clock;

31 a phase selection circuit connected to said data recovery  
32 block selecting two of said clock outputs of said voltage  
33 controlled oscillator adjacent in phase and receiving said  
34 early/late signal, said phase selection circuit generating an  
35 interpolation code indicative of an interpolation amount and a  
36 phase select code indicative of one of said plural clock signal of  
37 said voltage controlled oscillator dependent upon said data  
38 recovery error signals said early/late signal;

39 a phase interpreter interpolator having first and second  
40 plural clock inputs receiving said two clock outputs of said phase  
41 selection circuit plural clock signals at differing phases of said  
42 voltage controlled oscillator, an interpolation input receiving  
43 said interpolation code and a phase select input receiving said  
44 phase select code, and phase interpolator generating a single  
45 output signal of an interpolation of said first and second inputs  
46 two clock signals of adjacent phases corresponding to said data  
47 recovery signals interpolation code and said phase select code,  
48 said single output signal connected to said second input of said  
49 phase frequency comparator.

1 3. (Previously Added) The time division multiplex data  
2 recover system of claim 2, wherein:

3 said voltage controlled oscillator includes a ring oscillator  
4 having a plurality of differential input, differential output  
5 voltage controlled delay elements, said differential outputs of  
6 said voltage controlled delay elements forming said plural outputs  
7 of said voltage controlled oscillator.